Multi-DNN Accelerators for Next-Generation AI Systems

Stylianos I. Venieris Samsung Al

Chistos-Savvas Bouganis Imperial College London

Nicholas D. Lane University of Cambridge Samsung Al

Abstract—As the use of AI-powered applications widens across multiple domains, so do increase the computational demands. Primary driver of AI technology are the deep neural networks (DNNs). When focusing either on cloud-based systems that serve multiple AI queries from different users each with their own DNN model, or on mobile robots and smartphones employing pipelines of various models or parallel DNNs for the concurrent processing of multi-modal data, the next generation of AI systems will have multi-DNN workloads at their core. Large-scale deployment of AI services and integration across mobile and embedded systems require additional breakthroughs in the computer architecture front, with processors that can maintain high performance as the number of DNNs increases while meeting the quality-of-service requirements, giving rise to the topic of multi-DNN accelerator design.

OVER THE LAST DECADE, deep neural networks (DNNs) have substantially improved the performance of diverse artificial intelligence (AI) tasks. As such, DNNs are seen as the key technology for novel applications in embedded, mobile and cloud setups. One one end, in the embedded space, the emerging field of autonomous robots and vehicles has seen large technological advances based on DNN technology, gathering wide interest due to its potential societal and economic impact, where at the same time, an increasing number of mobile apps are utilizing DNNs for their core functionality. On the other end, cloudbased analytics platforms that employ DNNs are becoming a widespread operational model for serving a large and diverse pool of queries.

Both embedded and cloud AI systems are increasingly integrating *multiple DNNs*. In visioncentric autonomous systems, perception largely relies on highly accurate and reliable computer vision tasks, such as object detection and semantic segmentation. Similarly, smartphones employ pipelines of multiple DNNs in order to improve the quality of the camera-captured content or provide robust augmented reality (AR) functionality. Cloud-based systems have to cope with servicing a wide range of concurrent DNN workloads, from visual search to speech recognition, with tight real-time constraints. As a result, across all settings, there is a common requirement for the high-performance execution of multiple DNNs.

So far, the computer architecture world has focused on the design of single-DNN accelerators, optimizing metrics crafted for single-DNN execution. With the emergence of multi-DNN applications, there is a need for a new approach in accelerator design that places its focus on

Department Head




Figure 1: Multi-DNN systems appear either as grouped DNNs in pipelines (1a), in parallel performing independent tasks (1b) or cascaded for efficient inference (1c).

the demands and characteristics of such applications. Departing from the single-DNN accelerator paradigm, this new class of multi-DNN computer architectures should process multiple DNNs, capitalizing on properties that are unique to DNN workloads, such as cross-DNN similarities and resilience to reduced precision, and aiming to deliver on multi-DNN metrics, such as maximizing the combined throughput while satisfying the individual latency constraints.

To this end, there is a need to re-examine several concepts related to DNN accelerator design through the lens of multi-DNN systems, in order to design the next generation of AI accelerators. This process involves the radical rethinking of well-established architectural decisions that were tailored for single-DNN execution, a reprioritization of which hardware components are crucial, and the eventual development of novel and efficient multi-DNN accelerator designs.

However, there are several factors that increase the complexity of designing a multi-DNN accelerator, necessitating further the need for special treatment. First, DNNs come in various forms, giving rise to diverse workloads. Depending on the characteristics of the target task, DNNs adopt different topologies, types and number of layers. This directly impacts critical workload dimensions, including the memory footprint, number of operations, computation-tocommunication ratio, parallelization potential and resilience to approximate computing techniques. Second, many applications consist of pipelines of DNNs that feed into each other (Figure 1), creating dependencies and calling for careful architecture design and co-scheduling. Third, depending on the deployment scenario, the demands vary significantly in terms of accuracy, latency and throughput across DNNs, leading to wide performance objectives' variability and multi-objective requirements.

In this paper, we argue that multi-DNN ac-

celerators can be the key component that drives the next generation of AI systems. We start by presenting their processing requirements and performance criteria. Then, we discuss the current progress in multi-DNN computer architectures and identify their major components, the common challenges and various optimization techniques. Finally, we conclude by outlining open questions and future research directions.

2 OBJECTIVES OF A MULTI-DNN ACCELERATOR

The design of multi-DNN accelerators calls for a shift of methodological paradigm compared to the more mature design flows for conventional single-DNN accelerators. This stems from two orthogonal issues: *i*) the diversity of workloads in future AI systems and *ii*) the unique performance criteria of multi-DNN systems.

2.1 Workload Diversity

Multi-DNN accelerators are required to support a wide range of AI applications while remaining as future-proof as possible, in order to make efficient use of their resources and amortize their cost. As such, being able to identify and serve future DNN workloads plays a decisive role in the design of a multi-DNN accelerator.

Nevertheless, this is challenged by the current trend towards *task-specialized families of model architectures*. To push the accuracy of each task, the ML community develops DNNs that are optimized for the target task, leading to diverse topologies and, in turn, to workloads with different needs and characteristics.

For instance, object recognizers and detectors typically employ compute-bound CNNs, while video analyzers are increasingly relying on memory-intensive 3D CNNs. Other tasks such as image/video super-resolution and semantic segmentation maintain high-frequency details about the input image throughout the model in order to produce high-quality outputs. This property leads to an order of magnitude higher computational and memory demands over classification DNNs.

For natural language processing (NLP) and automatic speech recognition (ASR) tasks, existing systems are dominated by RNNs (*e.g.* LSTMs/GRUs) and Transformers, with the latter also gaining traction for computer vision tasks. In contrast to the aforementioned DNNs that are primarily compute-bound, these model families are dominated by matrix-vector multiplications and are hence memory-bound. As such, designing an accelerator that can serve with high performance both compute- and memory-bound DNNs constitutes a major challenge.

Upcoming DNN Workloads

In addition to the traditional DNN workloads, there is growing interest for new classes of models, with unique characteristics that further diversify the DNN workloads of the future.

Dynamic DNNs Recently, numerous adaptive DNN architectures have been proposed [1]. With the goal of exploiting the variability in complexity across inputs, this class of DNNs can tunably scale their computational needs through either layer/channel skipping or early-exiting mechanisms. Despite their theoretical benefits, dynamic models break the conventionally *static workload* of DNNs - a property that has been broadly exploited to design DNN-tailored accelerators.

Implications: The uncertainty on scheduling poses severe challenges in both designing an efficient pipeline and co-scheduling dynamic models in multi-DNN settings. As such, there is a need for new hardware techniques that are able to efficiently cope with dynamicity.

Graph NNs The recent progress in graph neural networks (GNNs) has led to their broad usage for the processing of graph-organized data. From a workload perspective, GNNs come with unique challenges: i) the diversity of GNN models, which may include edge, vertex or graphwide updates and various aggregation functions. This affects both the type (*e.g.* dense or sparse) and distribution of computation across the graph; ii) the dependence of the workload on the input graph, which affects the size, sparsity and

shape of feature vectors. Each GNN's balance of dense and sparse computations and computeand memory-bound operations poses a challenge in deriving a suitable hardware accelerator; and *iii*) the diverse performance requirements, from throughput-driven recommender systems with large-scale graphs to low-latency object or fraud detection. Placing throughput or latency first determines the type of optimizations that can be exploited by the underlying hardware. Overall, challenges i) and ii) impact crucial architectural decisions, such as the allocation of resources for dense or sparse processing elements (PEs), the selection of dataflow and the scheduling policy, while *iii*) sets constraints on the hardware-level techniques that can be employed.

Implications: GNNs differ significantly from the well-studied CNN and RNN workloads and call for tailored hardware solutions that address their scalability and performance needs, especially in application with multiple GNNs or with GNNs co-located with other DNNs.

NAS-generated DNNs The expanding adoption of neural architecture search (NAS) for the design of highly accurate models can further increase the workload heterogeneity of future DNNs. The automated nature of NAS often leads to nonintuitive topologies with complex and irregular connectivity among layers, up to the extreme of randomly wired networks.

Implications: Compiling these DNNs or deriving even a single-DNN custom accelerator becomes a difficult task. This challenge propagates to the design of multi-DNN accelerators, by further diversifying the workloads that need to be served.

Variably Quantized DNNs The broad use of quantization for model compression imposes another dimension of heterogeneity. Different DNNs exhibit variable resilience to quantization, with some models quantized down to very narrow bitwidths (*e.g.* binary or ternary), while others tolerating only 32-bit or 16-bit floating-point data types without severely degrading the accuracy.

Implications: Multi-DNN accelerators are faced with the major challenge of supporting models quantized in potentially different wordlengths while sustaining high resource utilization and without penalizing performance.

Accelerator	Year	Platform	Workloads	Workload-based H/W	Customization	H/W Reconfiguration	Scheduling
f-CNN ^x [2]	2018	FPGA	CNNs	Static		X	Static
PREMA [3]	2020	ASIC	CNNs/RNNs/Dynamic RNNs	X		Preemption/Dynamic	Dynamic
AI-MT ^[4]	2020	ASIC	CNNs/RNNs	X		Preemption/Dynamic	Dynamic
Planaria [5]	2020	ASIC	CNNs/RNNs	X		Hardware/Dynamic	Dynamic
FGSpMt-NPU [6]	2021	ASIC	CNNs/Transformers	X		Hardware/Dynamic	Dynamic
Herald [7]	2021	ASIC	CNNs/RNNs/Segmentors	Static		X	Static

 Table 1: Comparison of Multi-DNN Accelerators

Overall, the rapid algorithmic progress from the ML community requires future-proof solutions that can be re-used by both the already existing diverse models and the future generations of DNNs. Importantly, such hardware solutions need to handle the often-contradictory characteristics that these workloads impose to their accelerators. At the same time, as high performance often requires customization, architects of multi-DNN accelerators are challenged with finding a balance between programmability and customization.

2.2 Performance Criteria

Despite having a few *common* performance criteria with single-DNN accelerators, the nature of multi-DNN hardware architectures comes with an additional set of *distinct* metrics.

Common metrics comprise *i*) hardwareoriented metrics, including area in mm² for ASICs or resource consumption for FPGAs affecting form factor and cost, total spent energy in joules (J) that affects battery life or electricity bills, and peak power consumption in watts (W) which has a direct impact on the thermal design and cooling requirements of the system; and *ii*) user-oriented metrics for single DNNs, such as the quality of service (QoS) experienced by a single user or DNN, expressed as servicelevel agreement (SLA) violation rate; the SLA typically defines either latency or throughput targets. Moreover, an important user-level metric constitutes the model accuracy, which becomes especially relevant when approximate computing techniques are introduced.

Distinct metrics for multi-DNN systems also involve hardware- and user-oriented metrics. Hardware-oriented metrics include the combined *system throughput* (STP) in inferences per second (inf/s) aggregated across all DNNs which indicates the utilization efficiency of the accelerator; and the *execution time improvement* (speedup) per DNN over a baseline that quantifies the benefits of a multi-DNN accelerator over its single-DNN counterpart. User-oriented metrics include the *normalized turnaround time* (NTT) and its arithmetic *average* (ANTT) that capture the slowdown of a DNN due to the multi-DNN co-location compared to its exclusive execution; and *fairness*, in both its priority-agnostic and priority-aware versions, that assesses how well the resources are balanced. This extended set of metrics play a crucial role in deployability and hence call for new methodologies that optimize them when designing multi-DNN accelerators.

3 DESIGNING A MULTI-DNN ACCELERATOR

Recently, a handful of works have paved the way towards a new class of multi-DNN hardware acceleration architectures (**Table** 1). Key design decisions comprise 1) the inter-DNN parallelization strategy, 2) the design of the DNN engine, and 3) the scheduling policy.

3.1 Inter-DNN Parallelization Strategy

The parallelization strategy dictates how DNNs are allowed to utilize the resources of the accelerator. We taxonomize the different approaches based on whether they exploit temporal or spatial parallelism, as follows:

Time-multiplexing On the one end of the spectrum lie time-multiplexing schemes [3]. In this case, a *single DNN* occupies the full resources of the accelerator (**Figure 2**a), consisting of both the PEs and the off-chip memory bandwidth. This approach confines the optimization to the scheduling level, with systems such as PREMA [3] leveraging preemptive policies with execution time prediction to yield optimized multi-DNN schedules.

An enhancement over strict exclusive access comprises *inter-DNN pipelining* [4], allowing the




Figure 2: Design space of multi-DNN accelerators.

occupancy of the PEs by one DNN and the memory bandwidth by another. Systems such as AI-MT [4] overlap the computation of computebound layers from one DNN with the communication of memory-bound layers from another. This approach aims to eliminate resource idleness by maximizing the sustained utilization of both PEs and off-chip memory bandwidth.

Overall, time-multiplexing strategies focus on optimizing the scheduling and require minimal to no changes at the hardware level to support the execution of multiple DNNs. As such, they need to be used in cases where existing accelerators are to be used or hardware modifications are costly.

Spatial Co-location An orthogonal approach to inter-DNN time-multiplexing is their spatial co-location. Under this approach, multiple DNNs occupy different parts of the accelerator and their execution progresses in parallel. So far, two main design paradigms have been proposed: *i) dy-namically composable engines* and *ii) statically instantiated heterogeneous engines*.

The first line of work has focused on designing reconfigurable architectures that allow the dynamic composition of engines to build larger processing blocks (Figure 2b). This technique can be applied either by combining coarse systolic arrays with a *uniform* shape [5] or at a finer-grained manner using *varying-sized* systolic arrays [6]. In both of these cases, *resource partitioning* decisions are made *at run time* based on the DNNs that are co-located at any time instant.

Another stream of work has proposed the static instantiation of heterogeneous engines. Key behind this family of approaches is the assumption that the target set of DNNs is known a priori and hence this information can be exploited to further customize the multi-DNN accelerator at design time. Herald [7] capitalizes upon the fact that different layers map more optimally on designs that exploit different dataflows (e.g. weights vs output stationary) and places up to three predefined sub-accelerators with different dataflows on the same chip (Figure 2c). The sub-accelerators are allocated computational and bandwidth resources based on the workloads of the target DNNs and each layer is dispatched to the most appropriate sub-accelerator as determined by the system's scheduler. Overall, this methodology leverages pre-existing accelerator designs that have already-demonstrated merits by treating them as templates. Nevertheless, it restricts the level of hardware customization that can be applied, leading to an end system that has the same characteristics as its sub-accelerators.

Towards higher customizability, f-CNN^x [2] proposes the instantiation of *one custom engine per DNN* (Figure 2d). Each engine is tailored to the workload of its DNN and the resource partitioning between engines is optimized at design time. This approach places fairness at the forefront, as all DNNs are executed in parallel and the resource partitioning follows the relative performance requirements of the DNNs, and allows for a finer granularity of control at both the microarchitectural and resource allocation levels.

Compared to solely using time-multiplexing, spatial co-location approaches are more invasive as they require a complete change of the underlying hardware design. Nonetheless, the hardware modifications often come with increased performance and efficiency [2], [5]-[7].

3.2 DNN Engine Microarchitecture

Two main DNN engine paradigms have emerged that aim at different objectives. The first paradigm aims to efficiently make *existing* DNN accelerators support multiple DNNs. The second focuses on designing *custom* accelerators, explicitly optimized for multi-DNN execution.

Enhancing Existing Architectures With the wider availability of DNN accelerators, a few works have proposed enhancements that lightly modify the existing single-DNN hardware architectures to enable multi-DNN execution. Typically, the core DNN engine comprises a single processing engine that adopts a fixed dataflow and is time-shared between (sub-)layers. PREMA [3] introduces a preemption module that resides next to the core DNN engine (Preemption Logic in Figure 2a) and is responsible for efficiently enforcing a preemptive scheduling policy. The scheduling decisions are made from a software runtime, which in turn configures the hardware preemption module. Bringing more functionality into hardware, AI-MT [4] introduces a hardware scheduler that constantly monitors the state of the DNN engine and makes scheduling decisions to coordinate the execution (H/W Scheduler in Figure 2a). The scheduler consists of a state machine that implements the AI-MT's scheduling algorithm, together with the supporting data structures. As such, after an initial configuration upon the system startup, AI-MT's multi-DNN scheduling takes place fully in hardware without the mediation of software.

Devising Custom Architectures When designing custom architectures for multiple DNNs, the spatial co-location strategy dominates as it opens an additional optimization dimension. **Dynamically composable engines** introduce omnidirectional connections between the PEs of each systolic array (Figure 2b). This is implemented by means of lightweight switches that select the inputs and direct the outputs of each PE. Planaria [5] considers uniformly sized systolic arrays and groups them into multiple pods. All arrays within a pod share the same on-chip memory and are connected via a crossbar, while the pods communicate through a bi-directional ring bus. This hierarchical organization enables the efficient cooperation between same-pod arrays and does not penalize the clock frequency.

Despite its merits, the arrays' uniform size restricts the customization potential and can lead to underutilization. To counteract this, FGSpMt-NPU [6] proposed the dataflow-mirroring technique. Instead of composing fixed-sized arrays into larger structures, this scheme combines individual rows and columns of the arrays to build arbitrarily sized blocks. To enable this functionality, the PEs are equipped with additional switches towards all four adjacent PEs.

Statically selected and coarse heterogeneous engines rely on the utilization of preexisting accelerator designs (Fig. 2c). Exemplified by Herald [7], this design treats pre-existing accelerators as building blocks with different dataflows that operate on different DNNs in parallel and are connected to a shared on-chip buffer through a network-on-chip (NoC). This approach focuses on the allocation of resources and bandwidth between the selected accelerators, without the need for new hardware modules.

Further towards customizability, statically selected and highly customized heterogeneous engines are derived fully based on the workload characteristics of the target set of DNNs and the per-DNN performance requirements (Figure 2d). As manifested in f-CNN^x [2], the DNN engines follow a streaming design, *i.e.* instead of using a single processing engine that is time-shared across layers, each engine can have an arbitrary pipeline of coarse stages with DNN layers being pipelined. The stages of the pipeline, the connectivity with each other and the resource allocation across stages can be customized to the given DNN. To coordinate the operation of the multiple DNN engines, f-CNN^x introduces a hardware scheduler (*H/W Scheduler* in Figure 2d) that deterministically allocates off-chip memory bandwidth to the engines. Overall, the design of each engine, the resource partitioning across them and the memory bandwidth allocation are cooptimized statically at design time, leading to a full-custom accelerator for a given set of DNNs.

3.3 Scheduling Algorithms

The scheduling algorithms can be classified along three dimensions: *i*) whether they happen statically at design time or dynamically at run time, *ii*) whether they control the temporal or spatial mapping and the resource partitioning, and *iii*) whether they are hardware- or software-based.

Static vs. Dynamic Scheduling Depending on the high-level objectives of the use-case, static or dynamic scheduling is more appropriate. Systems that prioritize flexibility tend to adopt dynamic scheduling. This approach allows new DNN inference tasks to be served and resources to be re-allocated based on the completed and currently running DNNs. As a result, accelerators that rely on time-multiplexing [3], [4] or employ dynamically composable engines [5], [6] utilize dynamic schedulers, running either in software [3], [5], [6] or hardware [4].

On the other hand, hardware designs that favor customization to deliver high performance adopt static scheduling. In this case, the set of target DNNs has to be known at design time in order to generate an optimized execution schedule. At run time, the static schedule is implemented through the control of software [7] or a dedicated hardware module [2]. The merits of this approach is that more optimization opportunities can be exploited, e.g. some layers can be suboptimally scheduled in order to obtain higher performance globally [7], and actual performance is more predictable due to the deterministic schedule and the lack of cross-DNN interference. Additionally, the fixed nature of the schedules makes this approach suitable for fixed-purpose systems or when workloads change across long time scales, such as autonomous vehicles and mobile robots.

Scheduling Decisions Different systems place a varying level of complexity to their scheduler. Accelerators that do not modify the core DNN engine tend to employ more sophisticated algorithms, such as PREMA's preemptive policy [3] and AI-MT's early-eviction method [4]. In this setting, the scheduler determines which (sub-)layer of which DNN is to run next on the fixed DNN engine, and optionally can launch the concurrent data transfer for the (sub-)layer of another DNN to utilize the

off-chip memory bandwidth more fully.

In contrast, systems that focus more on spatial co-location and optimizing the processing engine tend to adopt heuristic algorithms which determine both the temporal and the spatial mapping of DNNs [5]-[7]. For instance, the schedulers of Planaria [5] and FGSpMt-NPU [6] dynamically determine the composition of engines, effectively re-allocating the available resources among DNNs when an inference task finishes or a new one arrives. Alternatively, the scheduler in [7] jointly determines a static layer order of execution and task-to-engine mapping to orchestrate the processing of its diverse DNN engines. An exception to heuristic approaches is $f-CNN^{x}$ [2] which imposes deterministic, hardware-controlled policies based on a cyclic scheduling formulation. However, this approach is feasible in use-cases where the DNNs and their performance requirements are fixed and known before deployment.

4 THE ROAD AHEAD

Customization vs. Programmability Peak performance is often reached through fine-grained customizability [2], [7] at the cost of a new design cycle when a different set of DNNs is targeted. This approach is feasible under three settings: *i*) hardware reconfigurability, *ii*) design automation, and *iii*) slow rate of change of application.

When reconfigurable platforms, such as FPGAs, are targeted, the fabric can be reprogrammed with a different design within a few 100s of milliseconds in the occurrence of a new set of DNNs. This can be observed in the FPGAbased flow of f-CNN^x and constitutes a key difference to ASIC-based solutions where a new chip must be fabricated to adopt a new hardware design. Similarly, deriving a new hardware design for each set of DNNs requires scalable multiple DNNs-to-hardware design flows that automate the accelerator generation process [2], [7] and remove the need for excessive engineering hours. Finally, a slow rate of change in applications, e.g. the set of DNNs and their performance requirements, is often required to justify the customization with respect to specific DNNs. This setting is currently present in single-purpose embedded systems, such as mobile robots, where the multiple concurrent tasks largely remain constant in the long term, but does not apply to *cloud-based systems*, where the DNN workloads that need to be served evolve continuously.

On the other end, ASIC-based solutions require future-proof designs that can amortize the high upfront fabrication cost through reuse of the chip across broad DNN workloads. To enable this, existing approaches either coschedule diverse DNNs with complementary workload properties [3], [4] (*e.g.* memory-bound RNNs and compute-bound CNNs) or introduce *soft* hardware reconfiguration, through softwareprogrammable switches [5], [6] that do not require hardware changes.

The current design flows adopt a strict stance with respect to workload-based customization (Table 1); they either re-design the accelerator [2], [7] or they utilize a fixed hardware architecture for all cases [3]–[6]. As such, new methodologies that balance *hard design-time customization* and *soft run-time programmability* based on the target use-case can provide a more universal design approach that covers a more comprehensive design space. With the increased design space comes aggravated optimization complexity and hence research is required into developing efficient methodologies that yield high-performance multi-DNN accelerators.

Approximate Computing for Multiple DNNs

Another direction for enhancing the performance and energy efficiency of multi-DNN accelerators is through approximation-based techniques [8]. Such schemes, equivalently interpreted as a form of model compression, include techniques, such as low-precision quantization, data- [9] and weights-reduction [10] methods, that would be applied in a *non-uniform manner* across the DNNs based on the degree of approximation tolerated by each DNN before degrading its accuracy below a user-defined acceptable level.

For multiple DNNs, we envisage the new paradigm of *cross-DNN approximate computing* which entails methods that exploit *cross-DNN redundancy*, *workload commonalities* or *differences in resilience to approximation* across the models. Although a few works have looked into such methods in the multi-DNN context, including dynamically scalable DNNs [11] and cross-DNN weights sharing [12], these are tailored for general-purpose processors and do not allow for hardware-level optimizations.

An early approach in this direction was presented in [13] in the context of multi-LSTM applications. The proposed scheme tunably decomposes the weight matrices of multiple LSTM models and represents them with a shared lowrank representation. The degree of decomposition is jointly optimized with the underlying accelerator design, to yield a multi-LSTM hardware architecture that fully capitalizes over the theoretical gains of the induced approximations.

In general, general-purpose processors struggle to materialize the benefits of approximate computing approaches. This is often the case due to the workload irregularity caused by approximations (*e.g.* fine-grained DNN pruning) or the need for specialized processing units (*e.g.* lowprecision data types). Custom-built multi-DNN accelerators can play a key role in enabling the development of new cross-DNN approximate algorithms that lead to controlled accuracy drop and high processing speed.

Multi-DNN **Model-Hardware** Co-design Towards extracting both maximum performance model-hardware and accuracy, co-design approaches have begun to gain traction. Codesign allows us to exploit shared trade-offs between model and hardware in order to develop higher-performing end-to-end systems. Despite the increased range of optimization opportunities, this approach also comes with a large design space that is not trivial to navigate, hence calling for principled and scalable solutions.

In the context of multiple DNNs, co-design methodologies need to consider the multiple AI tasks of an overarching application and design from scratch both the DNN models and the multi-DNN accelerator. An early work in this direction is ASICNAS [14]. To tackle the exponential design space, ASICNAS treats a set of pre-defined hardware architectures as templates, and considers only these in its search. ASICNAS' approach demonstrates $2\times$ energy reduction with less than 1.6 percentage points accuracy drop, showcasing the potential of co-design schemes in pushing further the performance of multi-DNN systems.

Nevertheless, the primary challenge that obstructs co-design methods is still standing: the excessively high-dimensional design space that encompasses model-, scheduling- and hardwarelevel parameters, which is further aggravated by the multiplicity and variability of DNNs. As such, further research effort needs to be invested in developing scalable methodologies that overcome this complexity in order to lead to the nextgeneration of multi-DNN platforms.

5 CONCLUSION

As multi-DNN AI applications are rapidly becoming popular, existing single-DNN accelerators fail to provide the required performance. As such, there is an emerging need for a paradigm shift towards multi-DNN accelerator design. Primary challenges in this endeavor constitute the workload diversity of future DNNs and the new set of multi-DNN performance metrics. At the hardware front, the key design decisions differ from those of single-DNN accelerators, with the inter-DNN parallelization approach and the scheduling policy coming at the forefront. To ensure the usability of multi-DNN accelerators, we argue that balancing customization with flexibility and developing the necessary software support are among the main pillars. Finally, we highlight how approximate computing techniques that exploit cross-DNN commonalities and model-hardware co-design methodologies that can scale to multiple DNNs are key drivers towards performant and efficient multi-DNN accelerators.

REFERENCES

- S. Laskaridis, A. Kouris, and N. D. Lane, "Adaptive Inference through Early-Exit Networks: Design, Challenges and Directions," in *EMDL*, 2021.
- S. I. Venieris and C.-S. Bouganis, "f-CNN^x: A Toolflow for Mapping Multiple Convolutional Neural Networks on FPGAs," in *FPL*, 2018.
- Y. Choi and M. Rhu, "PREMA: A Predictive Multi-Task Scheduling Algorithm for Preemptible Neural Processing Units," in *HPCA*, 2020.
- E. Baek, D. Kwon, and J. Kim, "A Multi-Neural Network Acceleration Architecture," in *ISCA*, 2020.
- S. Ghodrati *et al.*, "Planaria: Dynamic Architecture Fission for Spatial Multi-Tenant Acceleration of Deep Neural Networks," in *MICRO*, 2020.
- J. Lee, J. Choi, J. Kim, J. Lee, and Y. Kim, "Dataflow Mirroring: Architectural Support for Highly Efficient Fine-

Grained Spatial Multitasking on Systolic-Array NPUs," in *DAC*, 2021.

- H. Kwon, L. Lai, M. Pellauer, T. Krishna, Y.-H. Chen, and V. Chandra, "Heterogeneous Dataflow Accelerators for Multi-DNN Workloads," in *HPCA*, 2021.
- E. Wang, J. J. Davis, R. Zhao, H.-C. Ng, X. Niu, W. Luk, P. Y. K. Cheung, and G. A. Constantinides, "Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going," ACM Comput. Surv., 2019.
- A. Montgomerie-Corcoran and C.-S. Bouganis, "DEF: Differential Encoding of Featuremaps for Low Power Convolutional Neural Network Accelerators," in ASP-DAC, 2021.
- S. I. Venieris, J. Fernandez-Marques, and N. D. Lane, "unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation," in *FCCM*, 2021.
- B. Fang *et al.*, "NestDNN: Resource-Aware Multi-Tenant On-Device Deep Learning for Continuous Mobile Vision," in *MobiCom*, 2018.
- S. Lee and S. Nirjon, "Fast and Scalable In-Memory Deep Multitask Learning via Neural Weight Virtualization," in *MobiSys*, 2020.
- S. Ribes, P. Trancoso, I. Sourdis, and C.-S. Bouganis, "Mapping Multiple LSTM models on FPGAs," in *ICFPT*, 2020.
- L. Yang, Z. Yan, M. Li, H. Kwon, L. Lai, T. Krishna, V. Chandra, W. Jiang, and Y. Shi, "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks," in *DAC*, 2020.

Stylianos I. Venieris is currently a Senior Researcher at Samsung AI, Cambridge, UK. He received the Ph.D. degree from Imperial College London, U.K. He is a Member of IEEE and ACM. Contact him at s.venieris@samsung.com.

Christos-Savvas Bouganis is currently a Reader in Intelligent Digital Systems with Electrical and Electronic Engineering Department, Imperial College London, London, U.K. He is Senior Member of IEEE. Contact him at ccb98@ic.ac.uk.

Nicholas D. Lane is an Associate Professor in the Department of Computer Science and Technology, University of Cambridge, U.K., and a Program Director at the Samsung Al Center, Cambridge, U.K. Contact him at ndl32@cam.ac.uk.